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ABSTRACT
As energy efficiency became a critical factor in the embed-
ded systems domain, dynamic voltage and frequency scaling
(DVFS) techniques have emerged as means to control the
system’s power and energy efficiency. Additionally, due to
the compact design, thermal issues become prominent.
State of the art work promotes software decoupled access-
execution (DAE) that statically generates code amenable to
DVFS techniques. The compiler builds memory-bound ac-
cess phases, designed to prefetch data in the cache at low fre-
quency, and compute-bound phases, that consume the data
and perform computations at high frequency.
This work investigates techniques to find the optimal bal-
ance between lightweight and efficient access phases. A pro-
filing step guides the selection of loads to be prefetched in
the access phase. For applications whose behavior vary sig-
nificantly with respect to the input data, the profiling can
be performed online, accompanied by just-in-time compila-
tion. We evaluated the benefits in energy efficiency and per-
formance for both static and dynamic code generation and
showed that precise prefetching of critical loads can result
in 20% energy improvements, on average. DAE is particu-
larly beneficial for embedded systems as by alternating ac-
cess phases (executed at low frequency) and execute phases
(at high frequency) DAE proactively reduces the tempera-
ture and therefore prevents thermal emergencies.
Keywords
Decouple access-execute, compiler techniques, energy effi-
ciency, high performance, profiling, just-in-time compilation
1. INTRODUCTION
Embedded systems evolved dramatically since the early
designs, with a significant rise in processing power and func-
tionality, providing nowadays a wide range of functional-
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ities, from household electronics to complex high perfor-
mance consoles and hand-held devices. To satisfy the in-
creasing demands, the architecture of emerging embedded
systems includes multiprocessors and multi-cores, endowed
with cache memories and sophisticated hardware, resem-
bling more and more the traditional computer systems.
Power and energy efficiency became a critical factor in
hardware design, not only as a limiting factor for perfor-
mance, but also increasingly important for battery lifetime,
given the prevalence of mobile devices. Moreover, the re-
duced size of embedded systems combined with growing de-
mands for high-performance, increases power density and
adds another critical factor, namely temperature and its in-
herent impact on performance, reliability, power consump-
tion and cooling costs.
A significant body of work tackled energy efficiency us-
ing DVFS techniques and scaling down voltage for energy
management [2, 13, 17, 20]. However, such techniques are
no longer applicable with the break-down of Dennard scal-
ing [10].
To address this problem, we have previously proposed a
software decoupled access-execute (DAE) scheme in which
the compiler generates code that yields high performance
and is better suited for DVFS techniques [14]. DAE is based
upon the idea of generating program slices [29] with re-
spect to read memory accesses, creating one memory-bound
phase (Access phase) that prefetches data into cache, and
a compute-bound phase (Execute phase) that consumes the
prefetched data for program execution. DAE exploits the
fact that reducing frequency during memory-bound phases
saves energy without harming performance, while automat-
ically generated coarse phases reduces the number of time
frequency is scaled. Running the processor at a low fre-
quency during the Access phase and at a high frequency
during the Execute phase leveraged Energy Delay Product
(EDP) improvements of 25% on average on statically analyz-
able codes. Nevertheless, the heuristics employed in gener-
ating lightweight and efficient access phases for scientific and
task-based parallel codes are not applicable on applications
with complex control-flow and irregular memory accesses.
This proposal departs from DAE for task-based parallel
codes [14] and provides methods to efficiently prefetch long
latency loads with hard to predict access patterns. Our ap-
proach combines profiling, instruction reordering and just-
in-time compilation to generate Just-in-time decoupled ac-
cess execute phases. Guided by profiling, PDAE is precise
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Figure 1: Offline profiling and static generation of decoupled
access-execute phases.
in targeting the critical loads and rips the benefits of timely
software prefetching. Using the program slicing approach
to generate access phases (as opposed to static heuristics
to simplify the control-flow and target indirect memory ac-
cesses employed in DAE [14]), PDAE contains the required
control instructions to reach all critical loads. We have eval-
uated the performance of statically generated access phases
and just-in-time compiled phases, underlining the overhead
of JIT-ing. We recommend using JIT only for applica-
tions whose critical loads are input dependent and for cross-
compiled applications (in which case the critical loads may
vary with respect to the underlying architecture). Other-
wise, an offline profiling step is sufficient to identify long
latency loads and generate efficient access phases with no
additional cost.
PDAE brings (1) energy efficiency, by scaling down fre-
quency during memory bound phases; (2) with a minimal
impact on performance (5% slowdown on average, and up
to 20% speed-up on memory bound codes); and (3) improve-
ments in the system’s thermal profile, by alternating high-
and low-frequency execution phases, which naturally reg-
ulates the chip’s temperature. Overall, this yields higher
energy efficiency and performance and leads to increased re-
liability and diminished cooling costs.
2. METHODOLOGY
PDAE targets loops, which are executed in slices. The
decoupled access-execute scheme is applied to each loop-slice
to ensure that the data prefetched during the access phase
is consumed by the execute phase before being evicted from
the cache. The access phase prefetches a selection of loads,
while the execute version represents the original loop code,
which now became compute-bound since the required data is
available in the cache. The compiler passes are implemented
in the LLVM compilation framework [19].
2.1 Statically generated Access versions
First, an offline profiling step is performed to identify long
latency loads. The compiler then proceeds as follows: (1)
slices the loops and (2) generates Access - Execute versions
for each loop-slice. Access phases contain the control-flow
instructions and the computation of addresses in order to
prefetch the target addresses of the critical loads. The in-
structions of the access phase are identified following the
use-def chain. Hence, the access version is derived from the
original code, but includes only a subset of its instructions.
The process is detailed in Figure 1.
2.2 Dynamically generated Access versions
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Figure 3: Execution of each target loop consists of three
steps: profiling, JIT compilation of the customized Access
version and execution of Access-Execute pairs to complete
the loop execution.
Similarly, (1) the loop is first sliced, (2) then the compiler
generates Access-Execute versions per loop slice, however,
since no profiling information is yet available, all loads are
prefetched in the base-Access phase. Next, (3) the access
version is extracted in a new function and support for just-
in-time (JIT) compilation is added. Only access phases are
JIT-ed, while (4) the rest of the code is statically compiled,
to reduce the overhead.
At runtime, (1) a profiling step is used to identify critical
loads and to map them to the corresponding prefetch in-
structions in the access version. The first invocation of the
access phase will trigger (2) a JIT compilation, which will
filter out prefetch instructions which do not map a critical
load and will clean dead code, yielding a lean and efficient
access phase. Future invocations of the access version will
directly call the already generated access code. The static
and dynamic compilation steps are shown in Figure 2.
The execution model is shown in Figure 3. To complete
the first loop-slice, the original (execute) version of the loop
is invoked and the long latency loads identified by profiling
are mapped to the corresponding prefetch instructions in
the access version. The second slice of the loop invokes the
access version for the first time, triggering a JIT compila-
tion, while the remaining slices will complete loop execution
without further compilation overhead.
2.2.1 Profiling
The profiling can be performed statically or dynamically
on one loop-slice or based on sampling to reduce the over-
head. As low-overhead profiling was discussed in numerous
previous work [21, 26, 12], this proposal does not attempt
to design new profiling methods. For this work, the experi-
ments were conducted using an offline profiling step to an-
notate critical loads 1 (even for the JIT-ed version) and we
leave for future work integration with state-of-the art low-
overhead profiling techniques [12], tailored to identify long
latency loads.
2.2.2 Generating decoupled access-execute code
The compiler proceeds by generating a base-Access ver-
sion which includes software prefetch instructions for all
loads in the original code, their requirements, and instruc-
tions that maintain the control flow (branches and computa-
1Instructions are annotated with LLVM metadata.
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Figure 2: Static and dynamic compilation steps for generating profiling-assisted DAE with just-in-time compilation.
tions of conditions). The execute phase will then “consume”
from the L1 cache, the data loaded in the access phase. To
this end, the compiler (1) creates a clone of the target loop-
slice to derive the access phase, (2) selects the loads and the
instructions required to compute their addresses, as long as
they do not modify globally visible variables, (3) keeps in the
access phase (i.e., cloned version) only the list of selected in-
structions and the control flow instructions, and removes all
other computations and (write) memory accesses, (4) sim-
plifies the control flow to eliminate dead code (e.g., empty
basic blocks and unnecessary branches) present in the ac-
cess phase, (5) the execute version is merely the original,
sliced loop version. The base-Access version is generated
statically to reduce the overhead of dynamic code transfor-
mations. Furthermore, the access version is extracted in a
new function using the LLVM-extract tool, enabling in this
manner that only the access version is compiled dynamically,
rather than the entire application.
2.2.3 JIT optimizations
To enable dynamic optimizations of the base-Access ver-
sion, we rely on the LLVM MCJIT engine [1]. The program
is compiled into a dynamic library loaded by the JIT en-
gine and the calls to the access version are replaced with
JIT callbacks, which enable optimizing and generating the
access version on demand. JIT callbacks return a function
pointer to the access version.
At execution time, the JIT engine loads the code of the
access version (in the LLVM intermediate representation) on
start-up, together with the dynamic library which contains
the program and continues by calling the “main” function
to start the execution of the program. Upon a callback, the
JIT first checks whether the callback for this access version
has been resolved previously. On the first invocation, the
JIT finds the code in LLVM IR corresponding to the access
version and runs a pass to remove extraneous prefetches,
namely prefetch instructions that do not carry metadata in-
formation which indicates that they map critical loads. A
dead code elimination pass follows to remove any unneces-
sary address computations and branches (i.e. correspond-
ing to the eliminated prefetch instructions). This leads a
lightweight but efficient access version, which is then JIT
compiled to an in-memory executable binary. The corre-
sponding function pointer is stored within the JIT so that fu-
ture calls of the access version do not trigger a new dynamic
compilation. Finally the JIT returns the function pointer
to the generated access phase, and the program continues
execution by calling that function, followed by the execute
phase.
2.3 The Power Model
We used the same power model [27] as the one employed
to measure the energy expenditure in previous DAE propos-
als [14, 16]. The model approximates power usage based on
the metric Instructions per Cycle (IPC) which is collected
using the PAPI library [22].
3. EVALUATION
We perform our measurements on an Intel Sandybridge i7-
2600K processor with 16GBytes of DDR3 1333MHz memory.
PDAE was evaluated on a subset of benchmarks from the
SPEC CPU-2006 benchmark suite ranging from compute
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Figure 4: Distribution of execution time and energy for a selection of SPEC 2006 benchmarks, on an Intel i7-2600K.
bound to memory bound —for example, astar and hmmer
are compute bound while the rest are memory bound. For
the evaluation we run 4 instances of the application, pinning
one per core, to stress the memory bandwidth and emulate
a more realistic execution (where system’s shared resources
are highly utilized).
Figure 4 shows the execution breakdown for each appli-
cation. We measure time and energy separately for the Ac-
cess and Execute phases. For the static approach (using
offline profiling and static compilation), the total time and
energy per application are obtained by summing up the time
(energy, respectively) of the access and execute phases, as
reported in Figure 4.
For the dynamic approach, we add the total Overhead, in-
cluding the JIT and the overhead of adjusting the frequency
(considering nanosecond-scale DVFS). The overhead of on-
line profiling is not considered in this evaluation, but is re-
ported to be as low as 3-18% by state of the art works [12].
Results are normalized to the original execution at maxi-
mum frequency.
The static approach yields 7% performance improvements
on average across all applications and 25% energy savings.
For the dynamic approach, we observe a 5% slowdown on
average due to the JIT inherent overhead and an energy
benefit of ≈ 18%. As DAE exploits memory-bound phases
to reduce energy, compute-bound applications as astar and
hmmer cannot benefit since the access phase is insignificant.
For the memory bound applications we observe considerable
energy savings of up to 35% (for mcf).
On average PDAE yields approximately 18% energy sav-
ings for all benchmarks, while memory bound applications
savings range within 20 – 35%. In terms of performance,
we observe that a significant fraction of the execution time
is spent in the access phase, which brings energy benefits.
For mcf, the memory level parallelism (MLP) exposed in
the access phase hides the JIT overhead and results in 20%
performance speedup. For the rest of the applications we
observe a slight slowdown due to the dynamic compilation,
but since a significant fraction of the execution time is spent
in the access phase overall, significant energy savings are
obtained.
4. RELATEDWORK
Dynamic voltage and frequency scaling techniques have
been widely used for optimizing embedded syatems for power
and energy efficiency [2, 13, 17, 20, 18, 7, 11, 6]. As ther-
mal issues became a concern, some of these proposals fo-
cused on controlling the peak temperature. Liu et al [18]
propose design-time DVFS planning and provide solutions
to ensure optimal peak temperature, which may not cor-
respond to the optimal energy solutions. Hence, the out-
come is a thermal-constrained energy optimization. Bhatti
et al [7] study the interplay between state of the art Dynamic
Power Management (DPM) and Dynamic Voltage & Fre-
quency scaling (DVFS) policies, and propose a scheme that
selects at runtime the best-performing policy for any given
workload. Genser et al [11] acknowledged the importance
of DVFS techniques for embedded systems and developed
a power emulator to enable designers determine the most
suitable voltage regulator and meet performance, power and
energy demands. While these approaches enhance the de-
sign of the embedded system, our focus is on adapting the
applications to better suit the already available hardware.
Our compile-time code transformations to generate decou-
pled access-execute code build upon the decoupled access-
execute for task based parallel systems [14]. As this pre-
vious work was tailored for statically analyzable code, the
compiler heuristics would be inefficient on irregular, pointer
intensive, complex control flow applications. As a solution,
we guide the generation of the access phase with a profiling
step and evaluate both static and dynamic compilation ap-
proaches. Previous static approaches that performed similar
code transformations used inspector-executor methods [25,
8, 24, 30, 3] to monitor the behavior of the application dur-
ing the inspecor phase and optimize it during the executor
phase. Helper threads [15, 23, 31] were used to hide mem-
ory latency by prefetching data in advance, but, without the
considering dynamic memory accessing behavior, for irregu-
lar codes such techniques might be generate overly complex
and inefficient access phases.
While offline profiling and feedback driven compilation [9]
has been shown to provide good results, dynamic compila-
tion became increasingly popular [28, 4, 5] to perform run-
time optimizations. Suganuma et al.[28] implement a JIT
compiler for Java, Arnold et al.[4] enable dynamic inlining
using a JIT, while Bala et al [5] use dynamic profiling to
perform optimizations on-the-fly. The complexity of the
runtime optimization and the size of the code to be com-
piled dynamically determine the JIT overhead. In PDAE
we reduced this overhead to a minimum by preparing the
base-Access phase statically and only removing unnecessary
instructions on-the-fly. The small size of a loop slice also
ensured that the JIT overhead is low.
5. CONCLUSIONS
As DVFS techniques became popular for managing power
and energy efficiency, we demonstrate a compiler method
to transform applications to better suit the hardware DVFS
capabilities. In particular, we target applications which con-
tain irregular memory accesses and dynamic control flow and
generate decoupled access-execute code versions. Accesses
phases, dedicated to prefetch data to the cache, are gener-
ated automatically by the compiler, guided by profiling to
ensure their efficiency. Being memory bound, access phases
are run at low frequency, thus saving energy. Execute phases
represent the original code, but become compute bound as
they consume the data brought by the corresponding access
phase to the cache. Execute phases are run at high fre-
quency to maintain high-performance. Alternating access
(low frequency) and execute (high frequency) phases natu-
rally regulates the chip’s temperature, with a positive side-
effect on thermal related aspects (cooling costs, reliability,
peak temperature, etc). We have evaluated both a static and
a dynamic compilation approach, assisted by offline and on-
line profiling respectively. PDAE assumes perfect profiling
for identifying critical loads whose prefetch during the access
phase provides energy benefits. The static scheme provides
25% energy savings and 7% performance improvement, com-
pared to the original code run at maximum frequency. The
dynamically compiled scheme adds the JIT-overhead and
yields energy savings of 18% on average (20-35% for mem-
ory bound applications) with only 5% performance degra-
dation on average (up to 20% speed-up for memory bound
applications).
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